28 lines
877 B
Diff
28 lines
877 B
Diff
|
--- a/drivers/net/wireless/ath/ath5k/reset.c
|
||
|
+++ b/drivers/net/wireless/ath/ath5k/reset.c
|
||
|
@@ -233,7 +233,7 @@ static void ath5k_hw_init_core_clock(str
|
||
|
static void ath5k_hw_set_sleep_clock(struct ath5k_hw *ah, bool enable)
|
||
|
{
|
||
|
struct ath5k_eeprom_info *ee = &ah->ah_capabilities.cap_eeprom;
|
||
|
- u32 scal, spending;
|
||
|
+ u32 scal, spending, sclock;
|
||
|
|
||
|
/* Only set 32KHz settings if we have an external
|
||
|
* 32KHz crystal present */
|
||
|
@@ -317,6 +317,15 @@ static void ath5k_hw_set_sleep_clock(str
|
||
|
|
||
|
/* Set up tsf increment on each cycle */
|
||
|
AR5K_REG_WRITE_BITS(ah, AR5K_TSF_PARM, AR5K_TSF_PARM_INC, 1);
|
||
|
+
|
||
|
+ if ((ah->ah_radio == AR5K_RF5112) ||
|
||
|
+ (ah->ah_radio == AR5K_RF5413) ||
|
||
|
+ (ah->ah_radio == AR5K_RF2316) ||
|
||
|
+ (ah->ah_radio == AR5K_RF2317))
|
||
|
+ sclock = 40 - 1;
|
||
|
+ else
|
||
|
+ sclock = 32 - 1;
|
||
|
+ AR5K_REG_WRITE_BITS(ah, AR5K_USEC_5211, AR5K_USEC_32, sclock);
|
||
|
}
|
||
|
}
|
||
|
|