42 lines
1.1 KiB
Diff
42 lines
1.1 KiB
Diff
|
From 3f134732aaf4d785532c716f4ef7703d631a510b Mon Sep 17 00:00:00 2001
|
||
|
|
From: Maxime Ripard <maxime.ripard@free-electrons.com>
|
||
|
|
Date: Sat, 22 Feb 2014 22:35:59 +0100
|
||
|
|
Subject: [PATCH] ARM: dts: sun7i: Enable the SPI controllers of the
|
||
|
|
A20-olinuxino-micro
|
||
|
|
|
||
|
|
The A20-Olinuxino-micro has two SPI bus exposed on its UEXT connectors, enable
|
||
|
|
them.
|
||
|
|
|
||
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts | 17 +++++++++++++++++
|
||
|
|
1 file changed, 17 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts
|
||
|
|
+++ b/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts
|
||
|
|
@@ -18,7 +18,24 @@
|
||
|
|
model = "Olimex A20-Olinuxino Micro";
|
||
|
|
compatible = "olimex,a20-olinuxino-micro", "allwinner,sun7i-a20";
|
||
|
|
|
||
|
|
+ aliases {
|
||
|
|
+ spi0 = &spi1;
|
||
|
|
+ spi1 = &spi2;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
soc@01c00000 {
|
||
|
|
+ spi1: spi@01c06000 {
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&spi1_pins_a>;
|
||
|
|
+ status = "okay";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ spi2: spi@01c17000 {
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&spi2_pins_a>;
|
||
|
|
+ status = "okay";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
pinctrl@01c20800 {
|
||
|
|
led_pins_olinuxino: led_pins@0 {
|
||
|
|
allwinner,pins = "PH2";
|