mr/openwrt
2
0
Fork 1
Code Issues 7 Pull Requests Releases Wiki Activity

ramips: rt305x: fix CPU clock detection on RT3352

Browse Source 
SVN-Revision: 31401
This commit is contained in:
Gabor Juhos 2012-04-21 12:30:47 +00:00
parent fb69e28eaf
commit 1645928135
2 changed files with 35 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt305x_regs.h
View File

@ -80,6 +80,11 @@
#define RT305X_SYSCFG_SRAM_CS0_MODE_WDT 1 #define RT305X_SYSCFG_SRAM_CS0_MODE_WDT 1
#define RT305X_SYSCFG_SRAM_CS0_MODE_BTCOEX 2 #define RT305X_SYSCFG_SRAM_CS0_MODE_BTCOEX 2
#define RT3352_SYSCFG0_CPUCLK_SHIFT 8
#define RT3352_SYSCFG0_CPUCLK_MASK 0x1
#define RT3352_SYSCFG0_CPUCLK_LOW 0x0
#define RT3352_SYSCFG0_CPUCLK_HIGH 0x1
#define RT305X_GPIO_MODE_I2C BIT(0) #define RT305X_GPIO_MODE_I2C BIT(0)
#define RT305X_GPIO_MODE_SPI BIT(1) #define RT305X_GPIO_MODE_SPI BIT(1)
#define RT305X_GPIO_MODE_UART0_SHIFT 2 #define RT305X_GPIO_MODE_UART0_SHIFT 2

41
target/linux/ramips/files/arch/mips/ralink/rt305x/clock.c
View File

@ -33,20 +33,39 @@ void __init rt305x_clocks_init(void)
u32 t; u32 t;
t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG); t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG);
t = ((t >> RT305X_SYSCFG_CPUCLK_SHIFT) & RT305X_SYSCFG_CPUCLK_MASK);
switch (t) { if (soc_is_rt305x() || soc_is_rt3350()) {
case RT305X_SYSCFG_CPUCLK_LOW: t = (t >> RT305X_SYSCFG_CPUCLK_SHIFT) &
rt305x_cpu_clk.rate = 320000000; RT305X_SYSCFG_CPUCLK_MASK;
break; switch (t) {
case RT305X_SYSCFG_CPUCLK_HIGH: case RT305X_SYSCFG_CPUCLK_LOW:
rt305x_cpu_clk.rate = 384000000; rt305x_cpu_clk.rate = 320000000;
break; break;
case RT305X_SYSCFG_CPUCLK_HIGH:
rt305x_cpu_clk.rate = 384000000;
break;
}
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
rt305x_uart_clk.rate = rt305x_sys_clk.rate;
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
} else if (soc_is_rt3352()) {
t = (t >> RT3352_SYSCFG0_CPUCLK_SHIFT) &
RT3352_SYSCFG0_CPUCLK_MASK;
switch (t) {
case RT3352_SYSCFG0_CPUCLK_LOW:
rt305x_cpu_clk.rate = 384000000;
break;
case RT3352_SYSCFG0_CPUCLK_HIGH:
rt305x_cpu_clk.rate = 400000000;
break;
}
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
rt305x_uart_clk.rate = rt305x_sys_clk.rate / 10;
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
} else {
BUG();
} }
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
rt305x_uart_clk.rate = rt305x_sys_clk.rate;
rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
} }
/* /*