gcc: fix internal compiler error on MIPS with MIPS16 enabled (triggered by libpcap)
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 47494
This commit is contained in:
parent
49b3fc70e5
commit
52a307e54a
23
toolchain/gcc/patches/5.2.0/040-fix-mips-ICE-PR-68400.patch
Normal file
23
toolchain/gcc/patches/5.2.0/040-fix-mips-ICE-PR-68400.patch
Normal file
@ -0,0 +1,23 @@
|
||||
--- a/gcc/config/mips/mips.c
|
||||
+++ b/gcc/config/mips/mips.c
|
||||
@@ -8001,9 +8001,17 @@ mask_low_and_shift_p (machine_mode mode,
|
||||
bool
|
||||
and_operands_ok (machine_mode mode, rtx op1, rtx op2)
|
||||
{
|
||||
- return (memory_operand (op1, mode)
|
||||
- ? and_load_operand (op2, mode)
|
||||
- : and_reg_operand (op2, mode));
|
||||
+ if (!memory_operand (op1, mode))
|
||||
+ return and_reg_operand (op2, mode);
|
||||
+
|
||||
+ if (!and_load_operand (op2, mode))
|
||||
+ return false;
|
||||
+
|
||||
+ if (!TARGET_MIPS16 || si_mask_operand(op2, mode))
|
||||
+ return true;
|
||||
+
|
||||
+ op1 = XEXP (op1, 0);
|
||||
+ return !(REG_P (op1) && REGNO (op1) == STACK_POINTER_REGNUM);
|
||||
}
|
||||
|
||||
/* The canonical form of a mask-low-and-shift-left operation is
|
@ -48,7 +48,7 @@ sellcey@mips.com
|
||||
|
||||
--- a/gcc/config/mips/mips.c
|
||||
+++ b/gcc/config/mips/mips.c
|
||||
@@ -19621,6 +19621,9 @@ mips_lra_p (void)
|
||||
@@ -19629,6 +19629,9 @@ mips_lra_p (void)
|
||||
#undef TARGET_LRA_P
|
||||
#define TARGET_LRA_P mips_lra_p
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user