5c6925a23b
The tx/rx delay bits in the ETH_XMII_CONTROL register have to be unset when the enable_rgmii_rx_delay/enable_rgmii_tx_delay will be set in the AT803x PHY. Othwise the throughput in gigabit mode is heavily reduced. Signed-off-by: Sven Eckelmann <sven@open-mesh.org> SVN-Revision: 45521 |
||
---|---|---|
.. | ||
imagebuilder | ||
linux | ||
sdk | ||
toolchain | ||
Config.in | ||
Makefile |