3c1f6e358d
Patches are generated using the "format-patch" command from the following location: *https://www.codeaurora.org/cgit/quic/kernel/galak-msm/log/?h=apq_ipq_base *rev=0771849495b4128cac2faf7d49c85c729fc48b20 Patches numbered 76/77/102/103 have already been integrated in 3.14.12, so they're not in this list. All these patches are either integrated are pending integration into kernel.org, therefore these patches should go away once the kernel gets upgraded to 3.16. Support is currently limited to AP148 board but can be extended to other platforms in the future. These changes do not cover ethernet connectivity. Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org> SVN-Revision: 42334
72 lines
2.4 KiB
Diff
72 lines
2.4 KiB
Diff
From 81480a89c72d811376e9e040729721705b2a984d Mon Sep 17 00:00:00 2001
|
|
From: "Ivan T. Ivanov" <iivanov@mm-sol.com>
|
|
Date: Thu, 13 Mar 2014 19:07:42 -0700
|
|
Subject: [PATCH 061/182] i2c: qup: Add device tree bindings information
|
|
|
|
The Qualcomm Universal Peripherial (QUP) wraps I2C mini-core and
|
|
provide input and output FIFO's for it. I2C controller can operate
|
|
as master with supported bus speeds of 100Kbps and 400Kbps.
|
|
|
|
Signed-off-by: Ivan T. Ivanov <iivanov@mm-sol.com>
|
|
[bjorn: reformulated part of binding description
|
|
added version to compatible
|
|
cleaned up example]
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@sonymobile.com>
|
|
Acked-by: Rob Herring <robh@kernel.org>
|
|
[wsa: removed the dummy child node which was a confusing example]
|
|
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
|
|
---
|
|
.../devicetree/bindings/i2c/qcom,i2c-qup.txt | 40 ++++++++++++++++++++
|
|
1 file changed, 40 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/i2c/qcom,i2c-qup.txt
|
|
|
|
diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-qup.txt b/Documentation/devicetree/bindings/i2c/qcom,i2c-qup.txt
|
|
new file mode 100644
|
|
index 0000000..dc71754
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-qup.txt
|
|
@@ -0,0 +1,40 @@
|
|
+Qualcomm Universal Peripheral (QUP) I2C controller
|
|
+
|
|
+Required properties:
|
|
+ - compatible: Should be:
|
|
+ * "qcom,i2c-qup-v1.1.1" for 8660, 8960 and 8064.
|
|
+ * "qcom,i2c-qup-v2.1.1" for 8974 v1.
|
|
+ * "qcom,i2c-qup-v2.2.1" for 8974 v2 and later.
|
|
+ - reg: Should contain QUP register address and length.
|
|
+ - interrupts: Should contain I2C interrupt.
|
|
+
|
|
+ - clocks: A list of phandles + clock-specifiers, one for each entry in
|
|
+ clock-names.
|
|
+ - clock-names: Should contain:
|
|
+ * "core" for the core clock
|
|
+ * "iface" for the AHB clock
|
|
+
|
|
+ - #address-cells: Should be <1> Address cells for i2c device address
|
|
+ - #size-cells: Should be <0> as i2c addresses have no size component
|
|
+
|
|
+Optional properties:
|
|
+ - clock-frequency: Should specify the desired i2c bus clock frequency in Hz,
|
|
+ defaults to 100kHz if omitted.
|
|
+
|
|
+Child nodes should conform to i2c bus binding.
|
|
+
|
|
+Example:
|
|
+
|
|
+ i2c@f9924000 {
|
|
+ compatible = "qcom,i2c-qup-v2.2.1";
|
|
+ reg = <0xf9924000 0x1000>;
|
|
+ interrupts = <0 96 0>;
|
|
+
|
|
+ clocks = <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+
|
|
+ clock-frequency = <355000>;
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ };
|
|
--
|
|
1.7.10.4
|
|
|