64 lines
1.6 KiB
Diff
64 lines
1.6 KiB
Diff
From 59f0ce1a3ebb9288fc8c1400aa503e923621161e Mon Sep 17 00:00:00 2001
|
|
From: Florian Fainelli <f.fainelli@gmail.com>
|
|
Date: Mon, 23 May 2016 16:38:00 -0700
|
|
Subject: [PATCH 1/3] ARM: dts: Enable SRAB switch and GMACs on 5301x DTS
|
|
|
|
Add the Switch Register Access Block which is a special piece of
|
|
hardware allowing us to perform indirect read/writes towards the
|
|
integrated BCM5301X Ethernet switch.
|
|
|
|
We also add the 4 Gigabit MAC Device Tree nodes within the brcm,bus-axi
|
|
bus node to get proper binding between the BCMA instantiated core and
|
|
the Device Tree nodes. We will need that to be able to reference
|
|
Ethernet Device Tree nodes in a future patch adding the switch ports
|
|
layout.
|
|
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/bcm5301x.dtsi | 27 +++++++++++++++++++++++++++
|
|
1 file changed, 27 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/bcm5301x.dtsi
|
|
+++ b/arch/arm/boot/dts/bcm5301x.dtsi
|
|
@@ -239,6 +239,22 @@
|
|
status = "disabled";
|
|
};
|
|
};
|
|
+
|
|
+ gmac0: ethernet@24000 {
|
|
+ reg = <0x24000 0x800>;
|
|
+ };
|
|
+
|
|
+ gmac1: ethernet@25000 {
|
|
+ reg = <0x25000 0x800>;
|
|
+ };
|
|
+
|
|
+ gmac2: ethernet@26000 {
|
|
+ reg = <0x26000 0x800>;
|
|
+ };
|
|
+
|
|
+ gmac3: ethernet@27000 {
|
|
+ reg = <0x27000 0x800>;
|
|
+ };
|
|
};
|
|
|
|
lcpll0: lcpll0@1800c100 {
|
|
@@ -260,6 +276,17 @@
|
|
"sata2";
|
|
};
|
|
|
|
+ srab: srab@18007000 {
|
|
+ compatible = "brcm,bcm5301x-srab";
|
|
+ reg = <0x18007000 0x1000>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ status = "disabled";
|
|
+
|
|
+ /* ports are defined in board DTS */
|
|
+ };
|
|
+
|
|
nand: nand@18028000 {
|
|
compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1", "brcm,brcmnand";
|
|
reg = <0x18028000 0x600>, <0x1811a408 0x600>, <0x18028f00 0x20>;
|